Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15468 Discussions

Understanding Hold Time Violaitons

CHami2
Beginner
512 Views

I inherited a quartus design for the first time and am trying to resolve a number of timing violations.

 

The timing report is flagging a hold time violations in red but I'm not comprehending what exactly its telling me. Specifically the "Hold Summary" report under "Timing Analyzer".

 

I expect timing violations to have source clock/signal and destination clock/signal but this report only has a single column for "clock".

 

So what am I looking at and what am I missing?

0 Kudos
1 Reply
KhaiChein_Y_Intel
106 Views
Reply