Unused VHDL entity ports in Quartus - Intel Community

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Unused VHDL entity ports in Quartus

1,017 Views

Hello,

Is there a Quartus synthesis report that lists unused entity ports ?

Link Copied

1 Reply

304 Views

It will only tell you what logic has been removed, not the specific entity port names as these may have been renamed/merged during synthesis.

At the top level it should tell you whats missing though.

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.