Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15323 Discussions

Use BUSes with different width.

CLa_R
Novice
914 Views

I have One BUS with 48 wire (data_out[47..0] and I would connect only two wire of this BUS to another BUS.

I make this as in picture, but I obtain an error ( Width mismatch in data_out[1..0] -- source is ""data_out[47..0]" )

 

How can I do it?

 

 

0 Kudos
1 Reply
sstrell
Honored Contributor III
133 Views

You need to name the wires separately. Right click the bus wire from the component on the left and name it data_out[47..0] in the wire's properties. Now the name on the sliced wire, data_out[1..0], should work.

Reply