Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15462 Discussions

Using interface in top-level module in Quartus 17.1

IIvan3
Beginner
1,114 Views
interface some_interface (input A, output B); endinterface   module top_module (some_interface X) //assign X.A=1; assign X.B=1; endmodule

I can not assign 1 to X.A because X.A is an input. Compiller do not allow that.

But! In Pin Planner X.A and X.B directions are Bidir.

Is it normal for Quartus 17.1?

If not what shall I do to set X.A as in and X.B as out in Pin Planner?

0 Kudos
5 Replies
KhaiChein_Y_Intel
158 Views

May I know the Intel Quartus Prime software edition (Pro/Standard/Lite) you are using?

IIvan3
Beginner
158 Views

I am using Lite Edition.

KhaiChein_Y_Intel
158 Views

Please allow me some time to check on this

IIvan3
Beginner
158 Views

Of course

KhaiChein_Y_Intel
158 Views

We shall communicate using Forum message.

Reply