Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15461 Discussions

VHDL code works when compiled on Quartus Prime V15.1 but breaks on V17.1

Altera_Forum
Honored Contributor II
849 Views

Hello, 

I have code working on a hardware design that was compiled using Quartus Prime version 15.1. I installed QP version 17.1 and compiled the same code but the code did not work as expected. I have an IO port that was not being used (pins were assigned in top level entity) and added IO port code to help debug and recompiled in 17.1 and it seems to have "fixed" the code (very strange). "ioout" is the port I added and used in the attached code. 

I am not sure if it is an issue with the code or a compiler issue. Both compiler versions were used with default settings. 

Any help with understanding the compiler settings would be appreciated.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
96 Views

Sorry I cannot help you, byt can you edit your post so the opening code tag is after your text and before the actual code? That 'll show the red text you mention as well as make the code more readible. Maybe you could also remove the many <br> tags?

Reply