Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16596 Discussions

VHDL code works when compiled on Quartus Prime V15.1 but breaks on V17.1

Altera_Forum
Honored Contributor II
‎03-09-2018 02:49 PM
1,065 Views

Hello, 

I have code working on a hardware design that was compiled using Quartus Prime version 15.1. I installed QP version 17.1 and compiled the same code but the code did not work as expected. I have an IO port that was not being used (pins were assigned in top level entity) and added IO port code to help debug and recompiled in 17.1 and it seems to have "fixed" the code (very strange). "ioout" is the port I added and used in the attached code. 

I am not sure if it is an issue with the code or a compiler issue. Both compiler versions were used with default settings. 

Any help with understanding the compiler settings would be appreciated.
Preview file
14 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-09-2018 05:54 PM
312 Views

Sorry I cannot help you, byt can you edit your post so the opening code tag is after your text and before the actual code? That 'll show the red text you mention as well as make the code more readible. Maybe you could also remove the many <br> tags?

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.