Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15539 Discussions

VHDL inout port in gate-level simulation always get Undefined State

Jeremy_J_
Novice
145 Views

I have exactly the same issue as 2017 post

 

<https://forums.intel.com/s/question/0D70P000005tksYSAQ/vhdl-inout-port-in-gatelevel-simulation?langu...>

 

I'm using Quartus Prime Lite 19.1 (latest version), looks this problem has not been addressed until today. This issue cause all the design with Data bus implementation design verification failed, it is a big issue I think.

 

The root cause actually has been found, in Quartus generated .VHO object INOUT port has been changed to be BUFFER port for some reason, and BUFFER doesn't accept 'Z' assignment.

 

Anyone know how to work around with this issue?

 

Thanks,

Jeremy

0 Kudos
0 Replies
Reply