Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Verify .sof file

JGUER23
Beginner
124 Views

Good afternoon,

 

We have developed FPGA code that we are programming to a Cyclone II FPGA. To do this we are using Quartus II v13.0SP1. We have successfully programmed and tested the code. We now have to hand off the code to another department and they are looking for a verification process to ensure the code has been successfully added to the FPGA. Reading into this it seems we could use the checksum. Now as we are loading via JTAG using the .sof file that was created after compiling. The only option I can check though is "Program/Configure". How come I can not use any of the other programming otpions; mainly "Verify".

 

I of course can see the checksum of my file before clicking program, but want to verify that is what the FPGA received after it has been programmed.

 

JGUER23_0-1610558849532.png

 

0 Kudos
1 Reply
NurAiman_M_Intel
Employee
104 Views

Hi,


Thank you for contacting Intel community.


The "Verify" options are only available for flash memory, e.g. CPLD config or user flash memory. 


Regards,

Aiman




Reply