Verilog Code Error: Counter : Read and writer through PIO

SS5 · ‎09-05-2018

Hi,

I am trying to read and write 8-bit Counter data Using Quartus and NIOS.

In SOPC : I am assigning PIO : 1-bit input for enable

PIO : 8-bit output for out

module Counter_Top_Level_design
(
	input clk, rst_n,
	output wire[7:0] out
);
wire enable;
	always @ (posedge clk or negedge rst_n)
	begin
		if (~rst_n)
			out <= 0;
		else if (enable == 1'b1)
			out <= out + 1;
	end
NIOS_SYSTEM niosii_system_inst (
		.clk_clk           (clk ),					//        clk.clk
		.reset_reset_n     (rst_n ),					//      reset.reset_n
		.output_pio_export ( enable ),	// output_pio.export
		.counter_out_export (out)
	);
endmodule

I am getting an Error message :

Error (10137): Verilog HDL Procedural Assignment error at Counter_Top_Level_design.v(11): object "out" on left-hand side of assignment must have a variable data type

Error (10137): Verilog HDL Procedural Assignment error at Counter_Top_Level_design.v(13): object "out" on left-hand side of assignment must have a variable data type

Vicky1 · ‎09-05-2018

Hi,

output port "out" must have reg data type so replace "output wire[7:0] out" with "output reg[7:0] out"

Let me know if this has helped resolve the issue you are facing or if you need any further assistance.

Best Regards

Vikas Jathar

(This message was posted on behalf of Intel Corporation)

SS5 · ‎09-05-2018

 module Counter_Top_Level_design   
 (
  input clk,
  output reg[7:0] out
 );
always @(posedge clk) 
begin
 out <= out + 1;
end
 
NIOS_SYSTEM niosii_system_inst (
		.clk_clk           (clk ),					//        clk.clk
		.reset_reset_n     (rst_n ),					//      reset.reset_n
		.counter_out_export (out)
	);
 
endmodule

I have assigned PIO (output):8 bit, its showing error. If i assign PIO (input):8 bit error not coming. But i want to read the counter data.

Vicky1 · ‎09-21-2018

Hi,

Have you resolved the issue?

If not, please provide the project file if possible.

Best Regards

Vikas Jathar

(This message was posted on behalf of Intel Corporation)

SS5 · ‎09-21-2018

Hello, Instead of PIO. Now i am using AVALON On-chip FIFO Memory Core.

Still my issue have not solved. Please help me 😨

Refer this link : https://forums.intel.com/s/question/0D50P000042Emtf/fifohow-to-slow-down-the-clock-frequency-from-50-mhz?language=en_US&s1oid=00DU0000000YT3c&OpenCommentForEdit=1&s1nid=0DB0P000000U1Hq&emkind=chatterCommentNotification&s1uid=0050P000008Ifj2&emtm=1537444135824&fromEmail=1&s1ext=0

I am getting Proper answer

SS5 · ‎09-21-2018

Sorry, I am not getting the result.