Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Verilog examples wanted.

Altera_Forum
Honored Contributor II
1,083 Views

I wrote a debian 8.5 bash script to run the verilog examples in 

https://github.com/steveicarus/ivtest/archive/master.zip 

Icarus Verilog ivtest-master/*/*.v, with vvp target for simulation. 

The result can be accessed from http://pdscript.com/p/debian/result/global.htm

I would like more verilog source code examples to run and post.
0 Kudos
0 Replies
Reply