Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16602 Discussions

Warning (332068): No clocks defined in design.

Altera_Forum
Honored Contributor II
‎10-11-2017 09:23 PM
3,336 Views

Hi, 

 

I have assigned clock, but still getting a warning message saying: Warning (332068): No clocks defined in design. 

 

I have connected an external input(''clk") for clock, and assigned it to the global clock pin on MAXV CPLD. In addition, I got warning saying that: Warning (15610): No output dependent on input pin "clk" . 

 

How to resolve this issue ?
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎10-11-2017 10:55 PM
2,060 Views

Without seeing the design, there's no way to know. They're just warnings, so your design should still compile.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎10-20-2017 05:38 AM
2,060 Views

Hi Onepass, 

 

Did you write a sdc constrain for this? 

 

Thanks, 

Best regards, 

KenTan 

(This message was posted on behalf of Intel Corporation)
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.