Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15475 Discussions

What is Altera equivalent of Xilinx`s IBUF?

Altera_Forum
Honored Contributor II
1,102 Views

Hi, 

 

Could someone tell if there is similar or equivalent in Altera of Xilinx`s IBUF? 

 

Thanks
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
259 Views

Hi, 

 

Altera also has IO buffers , these are called ALT_INBUF. Example :  

module io_primitives (data_in, data_out); input data_in; wire internal_sig; output data_out; alt_inbuf my_inbuf (.i(data_in), .o(internal_sig)); defparam my_inbuf.io_standard="1.8 V HSTL Class I"; assign data_out = !internal_sig; endmodule  

 

For more information refer https://www.altera.com/en_us/pdfs/literature/ug/ug_low_level.pdf
Altera_Forum
Honored Contributor II
259 Views

 

--- Quote Start ---  

Hi, 

 

Altera also has IO buffers , these are called ALT_INBUF. Example :  

module io_primitives (data_in, data_out); input data_in; wire internal_sig; output data_out; alt_inbuf my_inbuf (.i(data_in), .o(internal_sig)); defparam my_inbuf.io_standard="1.8 V HSTL Class I"; assign data_out = !internal_sig; endmodule  

 

For more information refer https://www.altera.com/en_us/pdfs/literature/ug/ug_low_level.pdf 

--- Quote End ---  

 

 

How to customize the ALT_INBUF IP core.  

 

For example 4-bit counter 

 

4-bit counter output , how i need to connect to outbuff-diff for 4 bits.
Reply