Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15474 Discussions

What is the best way to preserve an FPGA project (with a released build and programming file), so that Timing Analysis can be done later, on that particular build?

AHail
Beginner
473 Views
 
0 Kudos
1 Reply
GuaBin_N_Intel
Employee
100 Views
You can preserve the logic placement and routing in particular module or block through Design Partition https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qpp-block-based-desig.... Normally, we do this when code freeze or it's no longer changed in RTL.
Reply