Community
cancel
Showing results for 
Search instead for 
Did you mean: 
AHail
Beginner
401 Views

What is the best way to preserve an FPGA project (with a released build and programming file), so that Timing Analysis can be done later, on that particular build?

 
0 Kudos
1 Reply
GuaBin_N_Intel
Employee
28 Views

You can preserve the logic placement and routing in particular module or block through Design Partition https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qpp-block-based-desig.... Normally, we do this when code freeze or it's no longer changed in RTL.
Reply