Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16609 Discussions

What is the status of the GPIO pins at startup?

DKirv
Beginner
‎08-14-2019 12:38 AM
597 Views

I am trying to learn FPGA protocols and in particular what happens during startup. I am learning about the Cyclone V by using the Deo Nano SoC. Between the time power is applied to the board and a file is loaded onto the FPGA, what are the states of the GPIO pins?

0 Kudos

Link Copied

1 Reply
YuanLi_S_Intel
Employee
‎08-14-2019 07:33 AM
300 Views

Hi Doug Kirven,

 

All the I/O are in tri-state mode during power up.

 

Regards,

YL

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.