Can i get some clarification on what is internal /external PLL in the I/O banks?????
As per my view both meant to be the same . But while using LVDS Serdes IP, In default, IO PLL(Internal) will be given to LVDS Serdes.
So Input clock will be given to this PLL and it will drive the LVDS Serdes.
And If I use two LVDS I/O Serdes channels as Receivers in arria10, Both LVDS channels will use the same I/O PLL(internal) or we need to provide separate I/O PLLs for each channels externally??
For more complete information about compiler optimizations, see our Optimization Notice.