Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15558 Discussions

Where is Virtual JTAG Settings on 17.1?

Altera_Forum
Honored Contributor II
837 Views

I used to be able to find Virtual JTAG Settings in Compilation Report on older Quartus versions like 16.1. After moving to 17.1, I cannot find the summary table after compilation. Where has it moved? 

 

Screen shot of compiling the same code using 16.1 is attached. 

Thanks.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
105 Views

Hi, 

By Instantiating the “altera_virtual_jtag” IP, I checked with Quartus v16.1 & v17.1 & I am unable to find Virtual JTAG Settings under Debug Settings Summary. 

find the screenshots. 

 

Ref to Virtual Jtag user guide for details. 

https://www.altera.com/en_us/pdfs/literature/ug/ug_virtualjtag.pdf 

 

 

Let me know if this has helped resolve the issue you are facing or if you need any further assistance. 

 

Best Regards 

Vikas Jathar  

Intel Customer Support – Engineering 

(Under Contract to Intel)
Reply