It seems as though none of the inputs - clock ,start, clear are being driven in the design simulation. Have you forced any value to the inputs? If you have written a test bench , make sure you have driven all the inputs to known values. Failure to do so may lead to unwanted values / X in the outputs.
