Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15461 Discussions

Wrapper for a module -> any automation?

ldm_as
Novice
258 Views

Hi All,

 

Is there any automation for writing a Verilog wrapper for another Verilog/VHDL module?

 

Thank you!

 

0 Kudos
1 Solution
KhaiChein_Y_Intel
94 Views

Hi,

 

If it is Intel FPGA IP, there is a wrapper auto generated by the software. If it is a user defined module, user have to write their own wrapper file.

 

Thanks.

View solution in original post

1 Reply
KhaiChein_Y_Intel
95 Views

Hi,

 

If it is Intel FPGA IP, there is a wrapper auto generated by the software. If it is a user defined module, user have to write their own wrapper file.

 

Thanks.

Reply