Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16606 Discussions

combinational loops as latches produced while using generate & for

Altera_Forum
Honored Contributor II
‎07-17-2013 05:58 AM
1,093 Views

PLease see the attached files.  

 

I am trying to get some feelings on warnings for combinational loops as latches. The first attached file generates many inferred latches. By adding a clocks, the second attachment generates 512 combinational loops as latches.  

 

Any analysis on the situation? And any advice on how to fix the warning while keeping the original functionality?
multiple-attachments.zip
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-17-2013 07:39 AM
230 Views

It's completely unclear what you are trying to achieve. You are describing asynchronous "memory" by writing data under always @(*). It can be only synthesized as combinational loop with recent Altera FPGA. 

 

There's no significant difference between both examples regarding latch inference.
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.