Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

cyclone II rom file

Altera_Forum
Honored Contributor II
2,587 Views

Hi, pls look at the following error message. ive searched the web and i can't find anything to help. 

 

Error: Assertion error: can't convert rom for cyclone II device family using altsyncram function megafunction because Cyclone II supports only synchronous rom. 

 

 

How can i fix this problem? pls help this is urgent :confused: 

 

the Rom and the memory initialization files are included in the zip file. 

 

 

Kind Regards 

dante
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
1,748 Views

Instead of searching the web, you may want to ask the RAM Megafunction User Guide. It tells: 

 

--- Quote Start ---  

For the Stratix and Cyclone series of devices, only synchronous RAM is supported. For other devices, you can use synchronous or asynchronous single-port RAM. 

--- Quote End ---  

 

You have manually instantiated a ROM without a clock, or in other words, an asynchronous ROM. But it's not available with Cyclone II and any other newer FPGA families. By implementing the ROM through the MegaWizard, you can only choose port and parameter combinations, that are supported for the respective device family.
0 Kudos
Altera_Forum
Honored Contributor II
1,748 Views

 

--- Quote Start ---  

Instead of searching the web, you may want to ask the RAM Megafunction User Guide. It tells: 

 

You have manually instantiated a ROM without a clock, or in other words, an asynchronous ROM. But it's not available with Cyclone II and any other newer FPGA families. By implementing the ROM through the MegaWizard, you can only choose port and parameter combinations, that are supported for the respective device family. 

--- Quote End ---  

 

 

Dear FvM, 

 

I've tried to implement Rom using altsync MegaWizard but it doesnt put the input and output ports as i would like them to be. I need the ports to be as defined in the Rom file ive attached. Can you help me do that? please? i dont know how to go about doing that. 

 

Regards 

Dante
0 Kudos
Altera_Forum
Honored Contributor II
1,748 Views

Is it possible to convert asynchronous rom to synchronous rom?

0 Kudos
Altera_Forum
Honored Contributor II
1,748 Views

I don't understand, what's your problem with the output assignment of the MegaWizard? But however you create the design, it must have a clock in addition to the signals used in your ROM instance.

0 Kudos
Altera_Forum
Honored Contributor II
1,748 Views

Thank you FvM, my problem is sorted.:)  

 

Regards 

Dante
0 Kudos
Reply