Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
762 Views

delay a signal by several clk cycles in verilog

Hi, 

Is there anyone knows an easier way to delay a signal by several clk cycles in verilog  

 

I was trying to use repeat as below, however, it only works when I run RTL simulation, it will not work when I run gate level simulation. 

 

data_out <= repeat (15) @(posedge clk ) data; 

 

Thanks!!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
19 Views

 

--- Quote Start ---  

Hi, 

Is there anyone knows an easier way to delay a signal by several clk cycles in verilog  

 

I was trying to use repeat as below, however, it only works when I run RTL simulation, it will not work when I run gate level simulation. 

 

data_out <= repeat (15) @(posedge clk ) data; 

 

Thanks!! 

--- Quote End ---  

 

 

It's called a SHIFT REGISTER. Google: shift register verilog code
Reply