- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
My FPGA :Arria 10 10AT115S2F45E2SG
According to the user guide,i have generrated a A10 PCIe example design, the following figure is details about my configuration.
When i compile the example design, i met some errors:
I do not konw how to solve this problem, Please help...
By the way, when i configure the PCIe at Gen2 *8, the compiling of the example design succeed., but error with PCIe Gen3*8.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Which version of Quartus is used ?
Attache complete message log?
Best Regards,
Anand Raj Shankar
(This message was posted on behalf of Intel Corporation)
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi 巍隗,
Just to let you know we've submitted an internal bug for this case. Currently we are waiting for engineering to assign this case.
Will keep you posted if we hear from them.
Thanks,
Joseph
611795
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
is this problem solved? are you able to do the HW test on the design example?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
This issue seems to be about regenerating IP files. Once IP core files are regenerated, compilation should work fine.

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page