Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15549 Discussions

fast forward tming closure for Stratix

Altera_Forum
Honored Contributor II
756 Views

Hi, 

 

I am using Hyper Optimization for Stratix design and on the fast forward optimization recommendations i don't get any info due to something called 'Retiming Dependency loop' .I am checking the document at https://www.altera.com/documentation/mtr1430270893021.html but i can't see any topic on this , just for generic loops. How could i solve this problem in order to get some recommendations?
0 Kudos
0 Replies
Reply