Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17192 Discussions

fitter error in Quartus Prime Pro 25.1.0.

Hidetaka
New Contributor I
1,249 Views

Hello,
I am having trouble with a fitter error in Quartus Prime Pro 25.1.

set_global_assignment -name DEVICE 10CX105YF672I5G
I purchased a board with a 10CX105YF672I5G mounted on it, and am creating an FPGA design.
The tool I am using is Quartus Prime Pro 25.1.0.

I am assigning a user pin to Pin_AE5 in the design I am creating, but the fitter is displaying the following error message:
"Pin ~ALTERA_DATA0~ is assigned to pin location Pin_AE5 (IOPAD_X38_Y17_N61)"
However, Pin ~ALTERA_DATA0~ for this device should be Pin_Y4.

I think the pin information the fitter is using is incorrect. Please let me know if there is a solution.

 

Regards, Hidetaka

cyclone10gx_data0_assign_error.jpg

Labels (1)
0 Kudos
7 Replies
sstrell
Honored Contributor III
1,194 Views

You're confusing AS_DATA0 (for active serial configuration) and DATA0 used as part of the 32-bit bus for the FPP configuration scheme.  Check what configuration scheme you have selected in the Device and Pin options (Assigments menu -> Device).

You don't mention if this is a commercially available dev kit (if so, which one?) or your own design.  Details on configuration schemes are here: https://www.intel.com/content/www/us/en/docs/programmable/683775/current/configuration-design-security-and-remote-29047.html

0 Kudos
Hidetaka
New Contributor I
1,175 Views

Hello, sstrell-san.

I don't think you've correctly understood my inquiry.
I'm assigning a signal to Pin_AE5. I'm getting a message saying that the Quartus Fitter cannot assign that pin to "~ALTERA_DATA0~". However, "~ALTERA_DATA0~" for this device should be Pin_Y4. The fitter pin is clearly wrong. There is an error in the device data used by the fitter.

I think the problem is on the Quartus fitter side.
Incidentally, the configuration scheme is AS mode.

Regards, Hidetaka,

cyclone10gx_Pin_AE5_assign_errorr.jpg

 

cyclone10gx_data0_assign_error.jpg

cyclone10gx_config.jpg

0 Kudos
sstrell
Honored Contributor III
1,169 Views

Understood.  Some configuration pins can be used as I/O after configuration and for some reason the tool is not seeing that here even though AE5 is not even being used in that way.  I was just saying that Y4 (that you mentioned originally) and AE5 are both "DATA0" but for different configuration schemes.

I guess I would try creating a brand new project first just to rule out any settings or database corruption.  After that, yes, it could be a bug.

0 Kudos
Hidetaka
New Contributor I
1,146 Views

Hello, sstrell-san.

Your message gave me a hint.
When I looked at the Dual-Purpose Pins setting, I saw that Data[0] was in Dual-Purpose Pins.

This is my first time using the Cyclone 10GX, and in the Flex10K and other Cyclone families that I have used up until now, AS_Data0 and Data[0] were assigned to the same pin, so I assumed they were the same.
When I set DATA[0] to "Use as regular I/O", I was able to compile without errors.

 

By the way, this is the board we will be using this time.

https://www.hdl.co.jp/ACM-115L/

This board was first released in March 2019, but it seems that the Enpirion power supply IC was discontinued and replaced with a new one, resulting in the current version.

 

Thanks, hidetaka.

 

device_and_pin_options_Dual-purpose_pins_2.jpg

0 Kudos
sstrell
Honored Contributor III
1,141 Views
Awesome! I forgot about the dual purpose pins setting.
Hidetaka
New Contributor I
1,106 Views

Hello, sstrell-san.

This has been resolved for now, so you may close this case.
Personally, I thought it would be better if Quartus would automatically set Data[0] to "Use as regular I/O" when I selected Active Serial in the Configuration scheme.

 

Thanks, Hidetaka.

 

0 Kudos
sstrell
Honored Contributor III
1,069 Views

I'm not a moderator, but yes, that would make sense to avoid a silly, difficult to diagnose issue like this.

Reply