Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15481 Discussions

hi, i just want to grate a 8 : 1 mux but i got this error: 10334 VHDL error at eight_1.vhd (11) : y is not subporgram, a type, or an array object

ab4
Beginner
1,075 Views

 library ieee;

use ieee.std_logic_1164.all;

entity eight_1 is

port(a:in std_logic_vector(7 downto 0); s: in std_logic_vector(2 downto 0); y: out

   std_logic);

 end eight_1;

 architecture d_f of eight_1 is 

 begin

 process(a,s)

 begin

 if s = "000" then y (0) <=a;

 elsif s = "001" then y (1) <=a;

 elsif s = "010" then y (2) <=a;

 elsif s = "011" then y (3) <=a;

 elsif s = "100" then y (4) <=a;

 elsif s = "101" then y (5) <=a;

 elsif s = "110" then y (6) <=a;

 else  y (7) <=a;

 end if;

end process;

 

end d_f;

0 Kudos
1 Reply
Vicky1
Employee
117 Views

Hi,

Replace all IF statement like if s = "000" then y (0) <=a; with if s = "000" then y <= a(7); since y is a one bit output.

Let me know if this has helped resolve the issue you are facing or if you need any further assistance.

 

Best Regards

Vikas Jathar 

(This message was posted on behalf of Intel Corporation)

 

Reply