Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

how can i fix this problem ? Error (10170): Verilog HDL syntax error at adc.v(2) near text ";"; expecting ".", or an identifier the coding are for ADC implementation on FPGA.

ATamb2
Beginner
4,203 Views

ADC.JPG

0 Kudos
2 Replies
Vicky1
Employee
3,998 Views

Hi,

You have written code in VHDL HDL & saved that with verilog extension (*.v), just perform 'Save As..' & save the new file with (*.vhd)extension & remove this abc.v file from project.

Regards,

Vicky

0 Kudos
Vicky1
Employee
3,998 Views

Hi,

Have you resolved the issue?

May I know any update?

Regards,

Vicky

 

0 Kudos
Reply