Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
1,648 Views

how can simulate the project contains a .qxp file by modelsim-altera???help!!

as the title. 

I want to simulate the project which contains a .qxp file, I do it as follows: 

 

1. New project 1 , named counter_ip, synthesis , and then Project-export design partition, so get the .qxp file; 

2. New project 2, named top_prj, add the .qxp file generated by step 1 to project2, and instance it ; synthesis; 

3. new testbench, and call the modelsim-altera for simulation; 

4. got errors in modelsim-altera like this :  

Error: (vsim-3033) C:/Users/Vinter/Desktop/Project_out/top_prj/top_prj.v(18): Instantiation of 'counter_ip' failed. The design unit was not found. 

 

 

 

thanks very much!!!
0 Kudos
7 Replies
Altera_Forum
Honored Contributor I
158 Views

anyone?? anyone??

Altera_Forum
Honored Contributor I
158 Views

add : 

 

when i select gate_level simulation; 

quartus send the message : can not find the top_prj.sft,run the EDA netlist writer! 

 

what does it mean by this???
Altera_Forum
Honored Contributor I
158 Views

Now I can simulate the .qxp by gate_level simulation ,but not rtl or post_routing simulation. 

 

how can .qxp be simulated in rtl or post route way? thanks
Altera_Forum
Honored Contributor I
158 Views

You can run Netlist simulation for design having .qxp files (As you have already done Gate Level Simulation) 

or  

Alternatively for RTL simulation add your HDL files (.v, .vhd, .sv) to simulation script.  

qxp is not recognizable by Modelsim simulator. 

 

hope this answers your question. 

 

Best Regards, 

arslanusman2003 

(This message was posted on behalf of Intel Corporation)
Altera_Forum
Honored Contributor I
158 Views

thanks. 

another question: 

what is the difference between rgate_level and post_routing simulation?  

thanks!
Altera_Forum
Honored Contributor I
158 Views

Gate Level simulation (Netlist simulation) with Quartus there are two level where you can do Netlist simulation 

- Post Synthesis (Synthesized netlist) 

- Post Fit (Post Place and route netlist) 

 

 

 

Best Regards, 

arslanusman2003 

(This message was posted on behalf of Intel Corporation)
Altera_Forum
Honored Contributor I
158 Views

thanks so much!

Reply