- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
In the project I have added the *.sip and the *.qip in the files setting, but only appear the *.qip, seems the simulation *.sip is not correctly define in my project. During the simulation I get errors like Memory is not bounded.
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Ruben,
Do you have a test-bench or are you using the msim.tcl for simulation?
If you have test-bench instantiate your design and map the ports to your test bench and make it top level?
If possible share your project.
Regards
Anand
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page