- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi there,
I was trying to synthesis a SystemVerilog HDL module by using Altera Quartus II and found out that the HDL option does not contain SystemVerilog. Do anyone know how to synthesis SV module with Altera Quartus II? Please leave me a message. Thanks a lot for the help. SHLLink Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Below is what I was told. I don't know the first Quartus version for which this applies.
Quartus automatically recognizes files with an .sv extension as SystemVerilog design files. To process regular Verilog design files using SystemVerilog-2005, select SystemVerilog project wide or for an individual file. Project wide: Assignments --> Settings --> Analysis & Synthesis Settings --> Verilog HDL Input --> Verilog version --> SystemVerilog-2005 Individual file: Assignments --> Settings --> Files, select the .v file, click Properties, set Type to Verilog HDL File and HDL version to SystemVerilog_2005.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page