Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16351 Discussions

illegal inout port connections in vsim 3053

Altera_Forum
Honored Contributor II
‎03-14-2018 03:59 PM
1,000 Views

While simulating my Verilog testbench I get this error on ny inout ports. What datatypes should they be so that I don't get this error. Also I am assigning some of these inouts in initial blocks; how should I do? 

 

Please advise. Many thanks
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-14-2018 05:54 PM
205 Views

Post the code, so we can have a look.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.