Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
829 Views

illegal inout port connections in vsim 3053

While simulating my Verilog testbench I get this error on ny inout ports. What datatypes should they be so that I don't get this error. Also I am assigning some of these inouts in initial blocks; how should I do? 

 

Please advise. Many thanks
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
34 Views

Post the code, so we can have a look.

Reply