Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

internal osc & global clk

s002wjh
New Contributor I
202 Views

is there way to get the internal osc on cyclone 3 or 4 use the global clk network?  if so whats the .qsf command for that?  i think the 80mhz internal osc is not using the global clk network.

0 Kudos
3 Replies
SyafieqS
Moderator
191 Views

Hi Wen,


You may need to refer to KDB below on how to do the assignment for the GCLK,PCLK,RCLK etc.

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/soluti...


s002wjh
New Contributor I
188 Views

so if timing my constraint is like this

create_clock -name "div2_clk" -period 25.000 [get_registers {frequency_divider:frequency_divider_inst|clk_div2}]


create_generated_clock -divide_by 2 -source [get_registers {frequency_divider:frequency_divider_inst|clk_div2}] -name div4_clk [get_registers {frequency_divider:frequency_divider_inst|clk_div4}]

 

do i need write something like this? for global clk network?  i divide the internal  osc by 4

set_location_assignment CLKCTRL_G2 -to "get_registers {frequency_divider:frequency_divider_inst|clk_div4}~clkctrl"

SyafieqS
Moderator
145 Views

Hi Wen,


May I know if the KDB given able to assign the internal oscillator to GCLK? Alternatively, in assignment editor, you can select global signal and assign global clock to the osc and you can reflect in your qsf.


Reply