Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

internal osc timing const

s002wjh
New Contributor I
287 Views

using the internal osc 80mhz "altint_osc" ip then divide by 2 to drive my logic, but it output warning  even after i put the clk constrain.  any help?

 

create_clock -name int_clk -period 25ns   [get_ports {frequency_divider:frequency_divider_inst|clk_div2}] 

clk_div2 is output reg

 i also try get_pins & drive_clock_uncertainty didnt help with the warning

Warning (332060): Node: frequency_divider:frequency_divider_inst|clk_div2 was determined to be a clock but was found without an associated clock assignment.

0 Kudos
5 Replies
sstrell
Honored Contributor III
241 Views

You don't mention which device, but an internal clock gets constrained with create_generated_clock, not create_clock.

Kenny_Tan
Moderator
218 Views
s002wjh
New Contributor I
212 Views

for some reason get_pins doesn't work.  i had to use get_registers for my divider to set timing

Kenny_Tan
Moderator
201 Views

thanks, good to know this.


Kenny_Tan
Moderator
166 Views

Since this thread had been answered, we shall close this thread. If you still need further assistance, you are welcome to post a response within 15days or open a new thread, some one will be right with you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions. 


Reply