Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

missing source signal

Altera_Forum
Honored Contributor II
4,696 Views

I hope somebody could help me and thank you in advance. 

 

My problem is that I face an error message telling me that I not connected the ports, but I did. The message is: Error: Port "da0[31..0]" of type ssd of instance "Int_to_7_seg_disp" is missing source signal 

 

I attached the screen shot here, please help me.
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
2,072 Views

temp is just a single bit, and you're trying to connect a single bit to an entire bus. You need to either create a bus, or connect it to something else.

0 Kudos
Altera_Forum
Honored Contributor II
2,072 Views

As another point, you are apparently using unconstrained integer for the seven-segment decoder input. Integer with a range would be reasonable.

0 Kudos
Altera_Forum
Honored Contributor II
2,072 Views

solved thanks

0 Kudos
Altera_Forum
Honored Contributor II
2,072 Views

Hello, just a question: 

 

I have the same error but all connections are ok, the problem is in connections between the NIOS II parallel port and external BUSes. Is it legal or should I use pins? 

Thanks
0 Kudos
Reply