pin planner issue with cyclone IV E EP4CE55F23C6N (484 FBGA)

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

pin planner issue with cyclone IV E EP4CE55F23C6N (484 FBGA)

1,131 Views

I used pin planner to assign the pins.

But the conflict result is generated as attached image.

They are on different bank and I/O live check is passed.

What is the problem?

https://www.alteraforum.com/forum/attachment.php?attachmentid=6702

https://www.alteraforum.com/forum/attachment.php?attachmentid=6704 https://www.alteraforum.com/forum/attachment.php?attachmentid=6703

Any suggestions are appreciated.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.