Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15479 Discussions

polarity of uTsu in Timing analyzer

RLee42
Novice
406 Views

I've a bit confused about the polarity of uTsu in Timing analyzer. As indicated in the table the uTsu is positive while in the timing diagram it is negetive. Which polarity of uTsu is correct and why they are different?

 

2.png1.png

0 Kudos
4 Replies
KhaiChein_Y_Intel
175 Views

Hi,

 

You may refer to the value in the Data Required Path. I have filed a case to engineering team regarding this.

 

Thanks.

KhaiChein_Y_Intel
175 Views

Hi,

I received the feedback. This is not a bug.

 

POSITIVE uTsu:

-------------------------

- *Positive* number on waveform display

 

- Signal must arrive *earlier*. Therefore, the arrow will go *left* on waveform display, and you will see a *negative* entry in the required time calculation section of the timing report

 

NEGATIVE uTsu:

-------------------------------------------------------

- *Negative* number on waveform display

- Signal can arrive *later*. Therefore, the arrow will go *right* on waveform display, and you will see a *positive* entry in the required time calculation section of the timing report

 

Thanks.

KhaiChein_Y_Intel
175 Views

Hi,

 

May I know if you have any questions?

 

Thanks.

RLee42
Novice
175 Views

No further questions, thank you.

Reply