Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15539 Discussions

"Create HDL Design File from Current File" is disabled if open single BDF file without currently opened Quartus project.

VVavr
Beginner
1,182 Views

If I have opened Quartus project and an BDF file than I can run "File > Create/Update > Create HDL Design File from Current File...". But if there is no opened Quartus project than "Create HDL Design File from Current File..." is not active.

 

I think it should be active because I can do the same thing from command line "quartus_map --convert_bdf_to_verilog=" without any Quartus project.

0 Kudos
2 Replies
Vicky1
Employee
316 Views

Hi,

Well, This behavior of Quartus tool is obvious & I think It is designed such as way like that.

 

Regards,

Vikas Jathar

 

VVavr
Beginner
316 Views

As I wrote above this sounds like a bug because in my case I can do converting using command line. What Quartus GUI does is simply wrapping this command in its GUI. Therefore if it is available from command line than I think "File > Create/Update > Create HDL Design File from Current File..." should be available too.

Reply