Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16606 Discussions

rav

Altera_Forum
Honored Contributor II
‎10-17-2007 07:56 AM
1,359 Views

Hi 

 

I am trying to simulate a module with quartus II 7.1 version simulator and i am getting the below stated error, cud someone help me out........ 

 

Error: Run Generate Functional Simulation Netlist (quartus_map convl_blk --generate_functional_sim_netlist) to generate functional simulation netlist for top level entity "convl_blk" before running the Simulator (quartus_sim) 

 

rgds rav
0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎10-17-2007 07:59 AM
586 Views

Before you run functional simulation using QII simulator, goto the Menu "Processing-> Generate Functional Simulation Netlist. 

 

Hope it helps.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎10-17-2007 09:36 AM
586 Views

Hi Gurudog 

 

thanks a lot for the reply post..........its now working 

 

rgds rav
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎10-18-2007 05:43 AM
586 Views

TO_BE_DONE

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.