reg [ x +: 12] mean ? - Intel Community

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

reg [ x +: 12] mean ?

1,247 Views

what is the meaning of this syntax?

here x could be input vector

reg [ x +: 12]

please help !!

Link Copied

2 Replies

245 Views

it is slicing a vector from X to X+12.

Copy link

245 Views

It means you don't have the latest copy of the lrm (http://standards.ieee.org/getieee/1800/download/1800-2012.pdf).

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.