Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15383 Discussions

set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V" mean ?

KRedd9
Beginner
416 Views

In our QSF file below mentioned by earlier Fpga engineers :

Now we have mix of 2.5V, 1.8V and 3.3V now 

set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"

 should we remove this statement from qsf file ? our quartus version is 9.0 sp2 .

0 Kudos
1 Reply
YuanLi_S_Intel
Employee
203 Views

Hi Kuluru,

 

No, you shouldnt if you have 2.5V I/O standard in your design. Moreover, it is not recommended to modify QSF file if you are setting the I/O in pin planner.

 

Thank You.

Reply