sync issue

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

sync issue

1,296 Views

Hi ,

i have a digital card with FPGA and i transmit serial data from the FPGA from this card to other external loopback card(connected together)

and then the data back to the the FPGA .

The problem is that the data have variant delay at the digital line and it cause meta stable issue to the signal .

i can't transmit the clk with the data because of technical issue and can't measure the delay line and insert the delay into SDC file because of system request .

which solution can solve this problem ?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.