Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15322 Discussions

synthesis of synchronous logic in system verilog interfaces

bitstreamer
Novice
209 Views

In Quartus, is synchronous processes allowed in system verilog interfaces for synth? I'm seeing messages from quartus indicating that logic signals need an initial value, even when they are assigned as a wire to values that are generated within the interface.

 

Warning (10030): Net "if_my.signal" has no driver or initial value, using a default initial value '0'

Code in interface:

assign signal = local_generated_signal && logic_interface_signal;

0 Kudos
2 Replies
SyafieqS
Moderator
167 Views

Hi Joe,


You may need to refer to below link for details. I believe system verilog also work as verilog where you need to manually assign value to the net.


https://www.intel.com/content/www/us/en/programmable/quartushelp/13.0/mergedProjects/msgs/msgs/wvrfx...


bitstreamer
Novice
160 Views

That's the problem, it's not working as synthesizable verilog. A register assignment shouldn't be assigned really. Thanks though.

Reply