Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15378 Discussions

the difference of the input and output constraints between altera and xilinx ?


previously, I used xilinx fpga,now I am using altera fpga,the xilinx implement the input and output delay via the element in IOB block;

and how altera implement the input and output delay?

or is it via using different element in fpga to construct the function block to change the distance between the used element in fpga and the input and output ports to change the delay time?

0 Kudos
0 Replies