Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

virtual pins in Quartus

Altera_Forum
Honored Contributor II
1,548 Views

I'm having some issues declaring virtual pins in Quartus II 8.0 SP1 

I have a VHDL file that has 584 pins, intended to be used as a component but I wanted to compile it on it's own to see how much resources it'd use on it's own and to do a small simulation. 

I open the assignment editor, declare most of these pins to be virtual pins but Quartus still complains about pin numbers not fitting the device on compilation. Is there a setting somewhere I may be missing?
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
587 Views

Previous Quartus versions did ignore the virtual pin option in free Webversion. You should get a message about ignored option, however.

0 Kudos
Altera_Forum
Honored Contributor II
587 Views

Yeah that seems to be the issue. I was sure I had used virtual pins at some point in the past, but evidently not.

0 Kudos
Altera_Forum
Honored Contributor II
587 Views

I am facing the same problem with version 9.1, although I am also pretty sure that I have used virtual pins in the past. 

Synthesis gives me the following message: 

Warning: Feature Virtual IO is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature. 

 

Can anyone confirm if virtual pins are supposed to work with 9.1?
0 Kudos
Reply