wire signed [10:-11]root3x_full; How do I implement this in VHDL? - Intel Community

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

wire signed [10:-11]root3x_full; How do I implement this in VHDL?

1,155 Views

wire signed [10:-11]root3x_full; How do I implement this in VHDL?

Link Copied

1 Reply

279 Views

You cannot do it directly, you'll have to offset it:

signal root3x_full : signed(10+11 downto 0);

Unless you used the fixed point libraries:

signal root3x_full : sfixed(10 downto -11);

You might be better off learning VHDL than just getting a forum to do it for you.

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.