Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
332 Discussions

Accessing the Global Timer from the FPGA (Cyclone V SoC)?

Rink
Novice
721 Views

Is it possible for the FPGA logic side to access the Global Timer?

Does it involve a memory-access via the FPGA–to–HPS bridge perhaps?

I am interested in capturing the value to resolve event timing across the FPGA and HPS boundaries?

Thanks!

0 Kudos
2 Replies
LeonWaksman
Super User
338 Views
Rink
Novice
338 Views

Sorry - I thought I put it in the wrong section. Only noticed the 'hps' topic at the bottom of the web page after I posted the first one.

Reply