Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
573 Discussions

How can i create QSYS Design using HPS for PCIe/Ethernet interface

ArjunTechM
Beginner
‎08-21-2022 11:00 PM
1,361 Views

Currently we are working with Agilex FPGA SOC Design.

First time am using this Agilex SOC Design,would like to create a QSYS Design by connecting FPGA and HPS Interfaces through Platform design tool.

Could you please provide any example design which has FPGA + HPS Connected to PCIe/Ethernet or any other interface connections.

0 Kudos

Link Copied

3 Replies
JosafathB_Intel
Moderator
‎08-22-2022 08:49 AM
1,347 Views

Hello, ArjunTechM.


Thank you for contacting Intel® Memory and Storage support.


This issue is related to FPGA, and we will move your thread to the Intel® FPGA Software support community.


Thank you for your patience and understanding.


Best regards.


Jos B.

Intel® Customer Support Technician


0 Kudos
Copy link
EBERLAZARE_I_Intel
Employee
‎08-25-2022 03:32 PM
1,296 Views

Hi,


Any update from your side?


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.