Reset bridge removed in code

[SZai0]

Hi, we need to utilize the FPGA to HPS SDRAM connect in our u-boot Linux condition. 

We utilize the Altera u-boot-socfpga uboot. 

Each first time the piece hangs/crashes, on the off chance that we need to compose trough the extension. 

After a warm reset everything works, we don't transform anything however boot as it were.

[EBERLAZARE_I_Intel]

Hi,

May I know which Device you are working on? Cyclone V, Arria 10 SoC etc.? Which Quartu/SoC EDS version is used in your compilation?

Did you able to get the uboot logs of the reported error?

If so, can you provide the screenshot or whichever is convenient to you the boot logs for both of the first time and the after warm reset logs?

[PWeis4]

Hello,

you have to add some lines of code that was removed from u-boot.

check the link:

https://forums.intel.com/s/question/0D50P00004b14BySAI/uboot-and-fpga-to-hps-sdram-bridge-removed-reset-bridge-in-source-code?language=en_US&t=1581919871275