Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Reset bridge removed in code

SZai0
Beginner
513 Views

Hi, we need to utilize the FPGA to HPS SDRAM connect in our u-boot Linux condition. 

 

We utilize the Altera u-boot-socfpga uboot. 

 

Each first time the piece hangs/crashes, on the off chance that we need to compose trough the extension. 

 

After a warm reset everything works, we don't transform anything however boot as it were.

0 Kudos
2 Replies
EBERLAZARE_I_Intel
336 Views

Hi,

 

May I know which Device you are working on? Cyclone V, Arria 10 SoC etc.? Which Quartu/SoC EDS version is used in your compilation?

 

Did you able to get the uboot logs of the reported error?

 

If so, can you provide the screenshot or whichever is convenient to you the boot logs for both of the first time and the after warm reset logs?

 

 

 

 

PWeis4
Novice
336 Views

Hello,

you have to add some lines of code that was removed from u-boot.

 

check the link:

https://forums.intel.com/s/question/0D50P00004b14BySAI/uboot-and-fpga-to-hps-sdram-bridge-removed-re...

 

 

Reply