Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
305 Discussions

debuggin baremetal Hello from hps program

Qazi_Shahid
New Contributor I
380 Views

I am trying to run an arm based bare-metal application on de1-soc.

I am using quartus prime 18.1 and arm ds5 for this purpose.

After creating system design in platform designer, I have followed the following tutorial for debugging in arm ds 5.

SOCS with ARM DS 5 Tutorials: https://www.intel.com/content/dam/altera-www/global/en_US/video/e2e/ds5%20preloader%20complete%20ful...

but after running the debug command I am getting errors.

I have pasted the command windows content below for reference. 

 

 

 

 

 

Command window content in text:

Connected to running target Altera - Cyclone V SoC (Dual Core)
cd "F:\Qazis_documents\quartus_projects\ARM_projects\quartus_18\Baremetal\master_example_18\prj00\New folder"
Working directory "F:\Qazis_documents\quartus_projects\ARM_projects\quartus_18\Baremetal\master_example_18\prj00\New folder"
source /v "F:\Softwares\INTELquartus18\embedded\ds-5\sw\debugger\configdb\Scripts\altera_target_check.py"

No SYSID registers could be found. Has a peripheral description file been supplied?

source /v "F:\Qazis_documents\quartus_projects\ARM_projects\quartus_18\Baremetal\master_example_18\prj00\software\spl_bsp\preloader.ds"
+reset system
Target has been reset
Execution stopped in SVC mode due to a breakpoint or watchpoint: S:0x00000000
S:0x00000000 LDR pc,[pc,#24] ; [0x20] = 0xA8
+stop
WARNING(CMD315): Target is not running
+wait 5s
+set semihosting enabled 0
+loadfile "$sdir/uboot-socfpga/spl/u-boot-spl" 0x0
Loaded section .text: S:0xFFFF0000 ~ S:0xFFFF7A93 (size 0x7A94)
Loaded section .rodata: S:0xFFFF7A94 ~ S:0xFFFF958A (size 0x1AF7)
Loaded section .data: S:0xFFFF9590 ~ S:0xFFFFA463 (size 0xED4)
Entry point S:0xFFFF0000
+set debug-from *$entrypoint # Set start-at setting to address of $entrypoint
+start
Starting target with image F:\Qazis_documents\quartus_projects\ARM_projects\quartus_18\Baremetal\master_example_18\prj00\software\spl_bsp\uboot-socfpga\spl\u-boot-spl
Running from entry point
Execution stopped in SVC mode at S:0xFFFF0000
In start.S
S:0xFFFF0000 39,0 _start: b reset
+delete
All user breakpoints deleted
+tbreak spl_boot_device
Breakpoint 2 at S:0xFFFF212C
on file spl.c, line 71
on file spl.c, line 81
+cont
+wait 60s
ERROR(CMD360):
# in F:\Qazis_documents\quartus_projects\ARM_projects\quartus_18\Baremetal\master_example_18\prj00\software\spl_bsp\preloader.ds:45 while executing: wait 60s
! Wait for stopped timed out
ERROR(CMD656): The script F:\Qazis_documents\quartus_projects\ARM_projects\quartus_18\Baremetal\master_example_18\prj00\software\spl_bsp\preloader.ds failed to complete due to an error during execution of the script
disable 2
ERROR(CMD41-TAD13-NAL33):
! Failed to disable breakpoint number 2
! Unable to delete breakpoint: Breakpoint [instructionSet=T32, softwareExecutionAddress=S:0xFFFF212C]
! Target is running, cannot access.

 

Screenshot of command window:

Qazi_Shahid_0-1615272051455.png

 

0 Kudos
1 Reply
EBERLAZARE_I_Intel
301 Views

Hi,

Sorry that you ran into errors, the video seems to be old. 

We have an updated version of the baremetal tutorial, I have tested fine on my side following the steps thoroughly:

https://rocketboards.org/foswiki/Documentation/SoCEDS

If you are still having issue with above, you may post your concerns here.

Reply