Intel® oneAPI Math Kernel Library
Ask questions and share information with other developers who use Intel® Math Kernel Library.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
7234 Discussions

Deadlock in `gesvx` when FACT='E'

tlcfem
Beginner
‎03-14-2025 10:41 AM
1,226 Views

There is a bug in the upstream project that under rare cases, `gesvx` will hang when equilibration is required.

The details of the bug and the analysis can be seen in the following issue.

https://github.com/Reference-ScaLAPACK/scalapack/issues/119

 

I've also provided a reference fix as shown here.

https://github.com/Reference-ScaLAPACK/scalapack/pull/120

 

The bug can also be reproduced in MKL.

Given that ScaLAPACK has a long release cycle, I am writing here to see if it can be fixed in MKL soonish.

 

Labels (1)
Labels:
0 Kudos

Link Copied

2 Replies
Aleksandra_K
Moderator
‎03-26-2025 04:55 AM
1,107 Views

Thanks for letting us know about the issue. We'll work on it and update you here when there's progress.


Regards,

Alex


0 Kudos
Copy link
Aleksandra_K
Moderator
‎07-02-2025 04:43 AM
937 Views

Hi, the bug is fixed in the new release.


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.